


Substitute for form 1449A/PTO
**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
 (Use as many sheets as necessary)



Complete if Known

Application Number	09/769954
Filing Date	January 25, 2001
First Named Inventor	Rumynin, Dmitriy
Group Art Unit	2124
Examiner Name	Malzahn, David

RECEIVED

MAR 31 2004

Sheet 1 of 1 Attorney Docket No: 1365.039US1 Technology Center

US PATENT DOCUMENTS

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
<i>[initials]</i>	US-2002/0026465	02/28/2002	Rumynin, D , et al.	708	210	01/25/2001
<i>[initials]</i>	US-2002/0078110	06/20/2002	Rumynin, D , et al.	708	210	07/27/2001
<i>[initials]</i>	US-5,964,827	10/12/1999	Ngo, Hung C., et al.	708	710	11/17/1997
<i>[initials]</i>	US-6,175,852B1	01/16/2001	Dhong, , et al.			07/13/1998
<i>[initials]</i>	US-6,269,386B1	07/31/2001	Siers, , et al.	708	710	10/14/1998

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
<i>[initials]</i>		BEDRIJ, O. J., "Carry-Select Adder", IRE Trans., EC-11, (June 1962),340-346	
<i>[initials]</i>		KNOWLES, S. , "A Family of Adders", Proc. 14th IEEE Symp. on Computer Arithmetic, (1999),30-34	
<i>[initials]</i>		KOGGE, P. M., et al., "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations", IEEE Trans. Computers, Vol. C-22, No. 8, (Aug. 1973),786-793	
<i>[initials]</i>		LADNER, RICHARD E., et al., "Parallel Prefix Computation", Journal of ACM, Vol. 27, No. 4, (Oct. 1980),831-838	
<i>[initials]</i>		LING, HUEY , "High-Speed Binary Adder", IBM Journal of Research and Development, Vol. 25, No. 3, (1981),156-166	
<i>[initials]</i>		SKLANSKY, J. , "Conditional-Sum Addition Logic", IRE Trans., EC-9, (June 1960),226-231	
<i>[initials]</i>		WEINBERGER, A. , et al., "A Logic for High-Speed Addition", Nat. Bur. Stand. Circ., 591, (1958),3-12	

EXAMINER

D. H. Malzahn

DATE CONSIDERED

4/26/04